FPGA-based image decimation, CPU readout via AXIlite and display in web UI
===